

AIT02ZPFC 720W AC-DC Converter Module

The AIT02ZPFC Power Factor Correction module is part of Astec's family of advanced High Density modular power supply components. Featuring high reliability and convenient control and monitoring functions, these modules are designed to reduce product development time and enhance system performance. The PFC is designed to work over all typical line voltages used worldwide, and provide unity power factor with very low levels of harmonic distortion in line current. The AIT02ZPFC is TRCA-DO-160D harmonic compliant at 115Vac input and also IEC1000-3-2 compliance at 50Hz and 800Hz input.



Special Features

- **Unity Power Factor**
- **High Efficiency - up to 93%**
- **Universal input voltage and frequency range**
- **Up to 720W output power**
- **Conforming to IEC 1000-3-2 Compliance at 50Hz**
- **100°C baseplate operating temperature**
- **TRCA-DO-160D harmonic compliant at 115Vac input, full load @ 400Hz and 800Hz**
- **Internal active switch bypassing external inrush current components**
- **High Reliability - over 1 million hours MTBF @ baseplate temperature 50°C**

Environmental Specifications

- **Operating temperature: -20°C to +100°C (Baseplate)**
- **Start up temperature: -40°C to +100°C (Baseplate)**
- **Storage temperature: -40°C to +110°C**

Electrical Parameters

Input

Input range	85 – 264 VAC
Input Surge	290Vac / 500ms
Efficiency	93% @ 230Vac, 720W (Typical)
Total Harmonic Distortion	10%

Control

Enable TTL compatible
(Negative enable options)

Output

Output Voltage

$I_o = 2.08A / V_i > 180Vac$	393V typ
$I_o = 0.1A$	393V typ

Maximum output Power

$85Vac \leq V_{in} \leq 100Vac$	320W
$V_{in} = 230Vac$	720W

Output voltage

Adjust range	79% - 100% of nominal output
---------------------	-------------------------------------

Overvoltage Protection 430V

Safety

UL, cUL	60950 Recognized
TUV	EN60950 Licensed

Technical Reference Note
AIT02ZPFC Power Factor
Correction Series



AIT02ZPFC-01NL PFC Power Supply

THIS SPECIFICATION COVERS THE REQUIREMENTS

FOR A SWITCHING POWER SUPPLY WITH

85---264 VAC INPUT CAPABILITY AND

320 WATTS (0.814 A) NON-ISOLATED OUTPUT WITH 115 V INPUT AND

720 WATTS (1.832 A) NON-ISOLATED OUTPUT WITH 230 V INPUT

Model No.	Internal Code	Serial Number Prefix	I/P Voltage	O/P Voltage	O/P Power
AIT02ZPFC-01NL	AIT02ZPFC-01NL	F976	$V_{IN} > 85V$	+393V	320 W
			$V_{IN} > 180V$	+393V	720 W

Technical Reference Note

AIT02ZPFC Power Factor Correction Series



ELECTRICAL SPECIFICATIONS

Standard test conditions on a single unit:

Tambient: 25 °C
 Vin: 85-264Vac
 Vout: 389-397V

L1 AC input pin	AC input line / return
L2 AC input pin	AC input return / line. A 0.47uF, 275VAC X2 capacitor is recommended to be put across the AC input.
OUTPUT pin +ve	+ve output load
OUTPUT pin -ve	-ve output load. A bulk capacitor of minimum 2 x 220uF, 450V is recommended be put across the DC output.
INRUSH	A power resistor of 10 to 40 Ohm of 10watt or above should be connected from this pin to the +ve output pin. An internal MOSFET bypasses this external thermistor/ resistor during normal operation.
V_ADJ	Used to adjust the output voltage. With this pin shorted to S GND, the output voltage is 393V. With a resistor connected to S GND, the output voltage can be adjusted between 303V to 393V.
LD_ENABLE	This output signal can drive an opto-coupler to provide an isolated signal for the system to enable the load.
LE_ADJ	This pin is used to program the operation point of the LD_EN pin signal. When LE_ADJ is shorted to GND, the LD_EN will turn off when Vout drops to 250V. When LE_ADJ is open, the LD_EN will turn off when Vout drops to 180V A resistor connected to ground the LD_EN signal can be programmed to turn-off when the output voltage falls to a desired voltage between these two limits of 180 Volt and 250 Volt.
PF_ENABLE	Pull this pin low to GND to enable the PFC.
T_MON	This pin outputs a voltage corresponding to the base plate temperature at 10mV per degree K.

INPUT

	Parameter	Min	Nom	Max	Unit
a)	Vin Range	85	115	264	Vrms
b)	Vin Frequency	47	—	800	Hz
c)	Input under-voltage				
	(i) power on	79	82.5	85	Vac
	(ii) power off (absolute)	74	77.5	80	Vac
	(iii) power off (delayed)	The unit will shut off at a variable delay dependant on the input load when Vin falls below startup voltage value.			
d)	Input Line Current				
	Nom-line (115V)	—	2.98	3.42	Arms
	Nom-line (230V)	—	3.32	3.52	Arms
	Nom-line (115V at NO LOAD)	—	—	0.1	Arms
e)	Power Factor, PF				
	@ AC frequency 50Hz				
	Vin=115Vac; Pout=320Watts	0.99	—	—	
	Vin=230Vac; Pout=720Watts	0.99	—	—	
	@ AC frequency 360Hz				
	Vin=115Vac; Pout=320Watts	0.98	—	—	

Technical Reference Note

AIT02ZPFC Power Factor Correction Series



Vin=230Vac; Pout=720Watts	0.98	—	—		
@ AC frequency 800Hz					
Vin=115Vac; Pout=320Watts	0.97	—	—		
Vin=230Vac; Pout=720Watts	0.97	—	—		
f) Total Harmonic Distortion, THD					
@ AC frequency 50Hz; 360Hz; 800Hz					
Vin=115Vac Pout=320Watts	—	—	10	%	
Vin=230Vac Pout=720Watts	—	—	10	%	
@ AC frequency 360Hz; 800Hz					
Vin=115Vac of THD 5% Pout=320Watts	—	—	15	%	
Vin=230Vac of THD 5% Pout=720Watts	—	—	15	%	
g) Input current harmonics meets EN61000-3-2 class A limits.					
h) In-rush Current Max. @ 264Vrms	—	—	40	A	
@ 115Vrms	—	—	25	A	
i) Base plate temperature	-20	—	+100	°C	
OUTPUT					
Parameter	Min	Nom	Max		
Unit					
a) OUTPUT RISE TIME, Trise					
PF_ENA on to LD_Enable-high					
Vin=115Vac	50	300	400	mS	
Vin=230Vac	50	150	300	mS	
b) Output current @ Vout=393V	—	—	1.84	A	
c) Efficiency					
@ 115Vac input, AC frequency 50Hz	90.0	—	—	%	
Pout=320Watts					
@ 230Vac input, AC frequency 50Hz	93.0	—	—	%	
Pout=720Watts					
@ 115Vac input, AC frequency 360Hz	89.0	—	—	%	
Pout=320Watts					
@ 230Vac input, AC frequency 360Hz	92.0	—	—	%	
Pout=720Watts					
@ 115Vac input, AC frequency 800Hz	88.0	—	—	%	
Pout=320Watts					
@ 230Vac input, AC frequency 800Hz	91.0	—	—	%	
Pout=720Watts					
d) MAXIMUM OUTPUT POWER, Pmax					
Vin=115	320	—	—	W	
Vin=230	720	—	—	W	
e) OUTPUT VOLTAGE RANGE, Vout					
Iout=1.832A (Vin>180V)	389	393	397	V	
Iout=0.814A	389	393	397	V	
Iout=0.1A	389	393	400	V	

Technical Reference Note AIT02ZPFC Power Factor Correction Series

f)	OUTPUT VOLTAGE ADJUSTMENT, V_{out} @ V_{ADJ} pin open $V_{in}=115V_{ac}$; $I_{out}=0.5A$	300	303	306	V
	@ V_{ADJ} pin shorted to GND $V_{in}=230V_{ac}$; $I_{out}=1A$	389	393	397	V

LOAD DC TO DC MODULE ENABLE(LD_ENABLE)

a)	LD_ENABLE output voltage, $V_{ld-enable}$ Signal High, $I_{ld-enable(source)}=0mA$	11	12	13	V
	Signal Low, $I_{ld-enable(sink)}=10mA$	0	—	0.4	V
b)	LD_ENABLE output current, $I_{ld-enable(source)}$ Signal High, LD_EN shorted to GND	1	2	3	mA

PFC MODULE ENABLE(PF_ENABLE)

a)	PF_ENABLE input low voltage, V_{lo}	0	—	0.8	V
b)	PF_ENABLE input high voltage, V_{hi}	2	—	6	V
c)	PF_ENABLE input low current, I_{lo} (Source current), LD_EN shorted to GND $PF_{EN}=0.8 V_{dc}$	—	—	500	μA

PROTECTION

- | | | | | | |
|----|--|-----|---|-----|---|
| a) | Over voltage protection
(Over voltage protection will be non-Latching) | 400 | — | 420 | V |
| b) | Short circuit protection
This protection is NOT provided. | | | | |
| c) | Over temperature protection
The AIT02ZPFC shall be internally disabled when the Base Plate temperature reaches 115C maximum,
and will recover automatically when the temperature drops to below 99C. | | | | |

TEMPERATURE RANGE

- | | | |
|----|------------------------------|----------------|
| a) | Operating (BP temperature) : | -20 to +100°C. |
| b) | Non-Operating : | -40 to +120°C. |

HUMIDITY

- | | | |
|----|-----------------|---|
| a) | Operating : | 15 ~ 90% relative humidity (non-condensing at 40 deg C) |
| b) | Non-Operating : | 0 ~ 95% relative humidity (non-condensing at 50 deg C) |

Technical Reference Note

AIT02ZPFC Power Factor Correction Series


Function Description

This section explains how to implement the functions found on the AIT - PFC Series.

PFC Enable Input (PF ENABLE)

The enable pin is a TTL compatible input used to turn the output of the module on or off.

The AIT02ZPFC-01NL is a negative logic module, the output is enabled when the PF ENABLE is connected to S GND or driven to a logic low $< 0.8V$ (but not negative). The output is disabled when the PF ENABLE is open or driven to a logic high $> 2.2V$.



S GND (Signal Ground)

The S GND pin is connected to the internal common ground of the module. It is also internally connected to the -O/P terminals.

NOTE:


When connecting S GND to external circuitry care must be taken to ensure that the current flowing through this pin is kept below 25mA.

Technical Reference Note

AIT02ZPFC Power Factor Correction Series

DC-DC Converter Module Enable Output (LD ENABLE)

After the PFC power up sequence, the power to the load can be enabled. This can be performed manually or the PFC can automatically enable the load using the LD ENABLE signal.



Initially the load is disabled and the LD ENABLE (pin 5) is at 0.4V (LOW). When the PFC power up sequence has completed, the LD ENABLE voltage goes HIGH. And the LD ENABLE will stay high as long as V_{in} is above 175Vac or V_{out} is above 250V, even if PF_ENABLE is in disable mode.


Temperature Monitoring (TEMP MON)

The TEMP MON pin provides an indication of the module's internal temperature. The voltage at the TEMP MON pin is proportional to the temperature of the module baseplate at 10mV per °C, where:

$$\text{Module temperature (}^{\circ}\text{C)} = (\text{Vtemp mon} \times 100) - 273$$

The temperature monitor signal can be used by thermal management systems (e.g. to control a variable speed fan). It can also be used for overtemperature warning circuits and for thermal design verification of prototype power supplies and heatsink.


Technical Reference Note
AIT02ZPFC Power Factor
Correction Series



Technical Reference Note AIT02ZPFC Power Factor Correction Series

Output Voltage Adjust (V ADJ)

The output voltage of the module may be accurately adjusted from 79% to 100% of the nominal output voltage. Adjustment can be made using a resistor connected as below.



$$V_{out} = V_r * (1 + R_h / (R_2 + 1 / (1 / (R_3 + R) + 1 / R_1)))$$

Where (all units are in kOhm) –

R is the resistor connected between the Vadj pin to S_GND

Vr = 3

Rh = 1356

R1 = 4.53

R2 = 9.058

R3 = 1.98

V_out Required	Resistor to V_adj	
305	160	k-Ohm
310	56	k-Ohm
315	30	k-Ohm
320	20	k-Ohm
325	15	k-Ohm
330	11	k-Ohm
335	9.1	k-Ohm
340	6.8	k-Ohm
345	5.6	k-Ohm
350	4.7	k-Ohm
355	3.6	k-Ohm
360	3	k-Ohm
365	2.2	k-Ohm
370	1.8	k-Ohm
375	1.2	k-Ohm
380	0.82	k-Ohm
385	0.47	k-Ohm
390	0.16	k-Ohm

**Technical Reference Note
AIT02ZPFC Power Factor
Correction Series**

DESIGN CONSIDERATIONS

Maximum Output Power Vs Input Voltage

The maximum output power draw from the PFC unit should not exceed the limits as guided below:

115VAC input 320W
230VAC input 720W

Efficiency Vs Input Voltage and Output Power

Below is a reference indication of the efficiency under different conditions:

Input Voltage	Pout	Efficiency
(Vac)	(W)	(%)
85	320	90
115	320	93
180	720	95
230	720	96
264	720	96
230	360	96

Technical Reference Note

AIT02ZPFC Power Factor Correction Series

Input Undervoltage Protection


An input undervoltage protection circuit protects the module under low input voltage conditions. Hysteresis is built into the PFC Series module to allow for high levels of variation on the input supply voltage without causing the module to cycle on and off. PFC modules will operate when the input exceeds 82Vac and turn off below 77Vac (nominal).

Input Fusing

ASTECS modules do not have an in-line fuse fitted internally. In order to comply with CSA, VDE and UL safety regulations it is recommended that a fuse of 250Vac, 10A be fitted at the module's input.

Output Capacitor

The PFC requires an output hold-up capacitor of between 220uF and 1500uF to prevent the module from disabling due to fluctuations in output voltage. Ideally the capacitor should be connected directly to the PFC output pins. If this is not possible the connection must be less than 50mm from the pins.



Selecting an External Output Capacitor

The output capacitor value is determined by the following factors :

1. RMS ripple current.
2. Peak-to-peak output ripple voltage.
3. Hold-up time.
4. Expected lifetime of the capacitor.

Technical Reference Note

AIT02ZPFC Power Factor Correction Series

RMS ripple current

The maximum permissible rms ripple current for the output capacitor should be greater than the rms ripple current for the application. The ripple current for the PFC module can be approximated as

$$I_{rms} = (P_o / \text{Eff}) \times 1/\sqrt{(V_o \times V_{rms})}$$

where :

P_o = output power (W)

Eff = efficiency

V_o = output voltage (V)

V_{rms} = input rms voltage (V)

This gives the ripple current at 125KHz. The maximum ripple current for capacitors is usually specified at 120Hz. To convert from 125KHz to 120Hz the I_{rms} figure should be divided by 1.3 .

Peak to Peak Output Ripple Voltage

The ac input causes a ripple on the output voltage. The size of the ripple is inversely proportional to the size of the capacitor. Therefore the maximum allowable ripple voltage should be decided in order to calculate the size of capacitor required. This may be calculated using the following equation:

$$C_o = P_o / (2\pi f \times \text{Eff} \times V_o \times V_{ripple})$$

where :

C_o = output capacitance (μF)

Eff = efficiency

f = input voltage frequency (Hz)

V_o = output voltage (V)

V_{ripple} = output ripple voltage (V)

Hold-Up Time Requirement

The output capacitor value is different for different hold-up time requirements. The minimum capacitance corresponding to the required hold-up time of a system comprised of ASTEC DC/DC power modules and an PFC module can be calculated as follows:

$$C_{O_{min}} = (2 \times P_o \times T_{hold}) / [(V_o - V_{ripple})^2 - (V_{min})^2]$$

where :

$C_{O_{min}}$ = output capacitance (μF)

P_o = output power (W)

T_{hold} = hold up time (sec)

V_o = output voltage (V)

V_{ripple} = output ripple voltage (V)

V_{min} = minimum input voltage for DC/DC module

Technical Reference Note

AIT02ZPFC Power Factor Correction Series

For example:

A PFC module driving 3 AIF80A300 400W modules @ 5V. Efficiency of the AIF80A300 module is 88%, the minimum input voltage is 250V, the output voltage of the PFC is 380V, the required hold-up time is 20mS and the peak-to-peak voltage V_{ripple} is chosen to be 16V.


$$C_{o\ min} = \frac{2 \times (3 \times 400 / 0.88) \times 0.02}{[(380-16)^2 - 250^2]} = 390\mu\text{F} \quad (470\ \mu\text{F} \pm 20\%)$$

This figure is the minimum capacitance. To allow for capacitor tolerances and aging effects the actual value should generally be around 1.5 times greater.

PF & Load Enable Connections and Timing


The PFC module must be supplied with a PF ENABLE signal to initiate the start-up sequence. The output of the LD ENABLE pin goes HIGH (ON) once the PFC has completed the start-up sequence.

It is recommended that the LD ENABLE signals is always used to enable the load, however, if the load is to be enabled manually it is essential that the ton time has expired before enabling occurs.



PF_enable and LD_enable @PF turn-on (Ch1: PF_enable, Ch3: LD_enable)

Technical Reference Note
AIT02ZPFC Power Factor
Correction Series




PF_enable and LD_enable @ PF turn-off (Ch1: PF_enable, Ch3: LD_enable)

Technical Reference Note AIT02ZPFC Power Factor Correction Series

Conducted EMI


The PFC modules will require additional EMI filtering to enable the system to meet relevant EMI standards. PFC modules have an effective input to ground (baseplate) capacitance of 1600pF. This should be accounted for when calculating the maximum EMI 'Y' capacitance to meet ground leakage current specifications. An example filter circuit is shown below.



Technical Reference Note
AIT02ZPFC Power Factor
Correction Series

APPLICATION EXAMPLE

PFC module connection example:



Technical Reference Note AIT02ZPFC Power Factor Correction Series

OUTLINE DRAWING

